

General Description




The AON7410 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. This device is suitable for use in DC - DC converters and Load Switch applications.

RoHS and Halogen-Free Compliant

Features

$V_{DS} (V) = 30V$
 $I_D = 24A$ ($V_{GS} = 10V$)
 $R_{DS(ON)} < 20m\Omega$ ($V_{GS} = 10V$)
 $R_{DS(ON)} < 26m\Omega$ ($V_{GS} = 4.5V$)

100% UIS Tested
100% Rg Tested



Orderable Part Number	Package Type	Form	Minimum Order Quantity
AON7410	DFN 3x3 EP	Tape & Reel	5000

Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ^B	I_D	24	A
$T_C=25^\circ C$		15	
$T_C=100^\circ C$		50	
Pulsed Drain Current ^C	I_{DM}	9.5	
Continuous Drain Current ^A	I_{DSM}	7.7	W
$T_A=25^\circ C$		17	
$T_A=70^\circ C$		14	
Avalanche Current ^C	I_{AS}, I_{AR}	20	
Repetitive avalanche energy $L=0.1mH$ ^C	E_{AS}, E_{AR}	8.3	
$T_C=25^\circ C$	P_D	3.1	
$T_C=100^\circ C$		2	
Power Dissipation ^A	P_{DSM}	-55 to 150	
Junction and Storage Temperature Range	T_J, T_{STG}		°C

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	30	40	°C/W
Maximum Junction-to-Ambient ^A		60	75	°C/W
Maximum Junction-to-Case ^B	$R_{\theta JC}$	5	6	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	30			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}, V_{GS}=0\text{V}$		1		μA
		$T_J=55^\circ\text{C}$			5	
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 20\text{V}$			± 100	nA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.4	1.8	2.5	V
$I_{\text{D(ON)}}$	On state drain current	$V_{GS}=10\text{V}, V_{DS}=5\text{V}$	50			A
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=8\text{A}$		16	20	$\text{m}\Omega$
		$T_J=125^\circ\text{C}$		24	29	
		$V_{GS}=4.5\text{V}, I_D=7\text{A}$		21	26	
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}, I_D=8\text{A}$		30		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.75	1	V
I_S	Maximum Body-Diode Continuous Current				20	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=15\text{V}, f=1\text{MHz}$	440	550	660	pF
C_{oss}	Output Capacitance		77	110	143	pF
C_{rss}	Reverse Transfer Capacitance		33	55	77	pF
R_g	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	3	4	4.9	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, I_D=8\text{A}$	7.8	9.8	12	nC
$Q_g(4.5\text{V})$	Total Gate Charge		3.6	4.6	5.5	nC
Q_{gs}	Gate Source Charge		1.4	1.8	2.2	nC
Q_{gd}	Gate Drain Charge		1.3	2.2	3	nC
$t_{\text{D(on)}}$	Turn-On DelayTime	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, R_L=2\Omega, R_{\text{GEN}}=3\Omega$		5		ns
t_r	Turn-On Rise Time			3.2		ns
$t_{\text{D(off)}}$	Turn-Off DelayTime			24		ns
t_f	Turn-Off Fall Time			6		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=8\text{A}, dI/dt=500\text{A}/\mu\text{s}$	7	9	11	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=8\text{A}, dI/dt=500\text{A}/\mu\text{s}$	12	15	18	nC

A: The value of R_{QJA} is measured with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation P_{DSM} is based on R_{QJA} $t \leq 10\text{s}$ value and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design, and the maximum temperature of 150°C may be used if the PCB allows it.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$.

D. The R_{QJA} is the sum of the thermal impedance from junction to case R_{QJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300ms pulses, duty cycle 0.5% max.







F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{C}$.






G. The maximum current rating is limited by bond-wires.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The SOA curve provides a single pulse rating.

Rev12: Jul-2011

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 1: On-Region Characteristics

Figure 2: Transfer Characteristics

Figure 3: On-Resistance vs. Drain Current and Gate Voltage

Figure 4: On-Resistance vs. Junction Temperature

Figure 5: On-Resistance vs. Gate-Source Voltage

Figure 6: Body-Diode Characteristics

TYPICAL ELECTRICAL AND THERMAL CHARACTER

Figure 7: Gate-Charge Characteristics

Figure 8: Capacitance Characteristics

Figure 9: Maximum Forward Biased Safe Operating Area (Note H)

Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)

Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Power De-rating (Note F)




Figure 13: Current De-rating (Note F)




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)








Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

