

STY100NS20FD

N-channel 200V - 0.022Ω - 100A - Max247 MESH OVERLAY™ Power MOSFET

General features

Туре	V _{DSS}	R _{DS(on)} I _D	
STY100NS20FD	200V	<0.024Ω	100A

- Extremely high dv/dt capability
- 100% avalanche tested
- Gate charge minimized
- ± 20V gate to source voltage rating
- Low intrinsic capacitance
- Fast body-drain diode:low t_{rr}, Q_{rr}

Description

Using the latest high voltage MESH OVERLAY[™] process, STMicroelectronics has designed an advanced family of Power MOSFETs with outstanding performances. The new patented STrip layout coupled with the Company's proprietary edge termination structure, gives the lowest R_{DS(ON)} per area, exceptional avalanche and dv/dt capabilities ano unrivalled gate charge and switching characteristics.

Applications

Switching application



Part number	Marking	Package	Packaging
STY100NS20FD	Y100NS20FD	Max247	Tube



Internal schematic diagram



Contents

1	Electrical ratings
2	Electrical characteristics4
	2.1 Electrical characteristics (curves)
3	Test circuit
4	Package mechanical data
5	Revision history
obsol obsol	Test circuit



Table 1.

1

Absolute maximum ratings

Electrical ratings

Symbol	Parameter	Value	Unit			
V _{DS}	Drain-source voltage ($V_{GS} = 0$)	200	V			
V _{DGR}	Drain-gate voltage (R_{GS} = 20 k Ω)	200	V			
V_{GS}	Gate- source voltage	±20	V			
I _D	Drain current (continuos) at $T_C = 25^{\circ}C$	100	Α			
Ι _D	Drain current (continuos) at $T_C = 100^{\circ}C$	63	Α			
I _{DM} ⁽¹⁾	Drain current (pulsed)	400	54			
P _{TOT}	Total dissipation at $T_C = 25^{\circ}C$	450	w			
	Derating factor	3.6	W/°C			
dv/dt ⁽²⁾	Peak diode recovery voltage slope	25	V/ns			
T _{stg}	Storage temperature	-65 to 150	°C			
Тj	Max. operating junction temperature	150	°C			
1. Pulse width limited by safe operating area						
2. I _{SD ≤} 10	0A, di/dt \leq 200A/µs, V _{DD} = 80% V _{(BR)DS}	01				
Table 2. Thermal resistance						

Table 2. Thermal resistance

Symbol	Parameter	Value	Unit
Rthj-case	Thermal resistance muction-case Max	0.277	°C/W
Rthj-amb	Thermal resistance junction-ambient Max	30	°C/W
Т	Maxi.nu ກ lead temperature for soldering ວຸບາກ ວຣອ	300	°C

Table 3. Avalanche data

	Table 3.	Avalanche data		
16	Symbol	Parameter	Value	Unit
00501	I _{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j max)	110	А
00	E _{AS}	Single pulse avalanche energy (starting $T_j = 25 \text{ °C}$, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)	750	mJ
00501				



2 **Electrical characteristics**

(T_{CASE}=25°C unless otherwise specified)

	On/on states					
Symbol	Parameter	Test condictions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_{D} = 250 \ \mu A, \ V_{GS} = 0$	200			V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = Max rating V _{DS} = Max rating, @125°C			10 100	μA μA
I _{GSS}	Gate body leakage current (V _{DS} = 0)	$V_{GS} = \pm 20V$			±100	nΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2	3	4	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10V, I _D = 50A	Ś	0.022	0.024	Ω
Table 5.	Dynamic	×0 \			75	

Table 4. **On/off states**

Table 5. Dynamic

		Dynamic					
	Symbol	Parameter	Test condictions	Min.	Тур.	Max.	Unit
	9 _{fs} ⁽¹⁾	Forward transconductance	$V_{D,3} \sim I_{D(0',1)} \times R_{DS(0n)max},$ $I_{D} \sim 50.4$		30		S
	C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfor capacitance	V _{DS} =25V, f=1 MHz, V _{GS} =0		7900 1500 460		pF pF pF
	Q _g Q _{gs} Q _{gd}	Total ga'e charge Gite source charge Gate-drain charge	V_{DD} = 100V, I_D = 100A, V_{GS} = 10V (see Figure 13)		360 35 135		nC nC nC
Obsole Obsole		bulse duration=300µs, duty cycle	1.5%				

Symbol	Parameter	Test Condictions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on delay time Rise time	$V_{DD} = 100V, I_D = 50A$ $R_G = 4.7\Omega V_{GS} = 10V$ (see Figure 12)		42 140		ns ns
t _{r(Voff)} t _f t _c	Off-voltage rise time Fall time Cross-over time	$V_{DD} = 100V, I_D = 100A,$ $R_G = 4.7\Omega, V_{GS} = 10V$ (see Figure 12)		245 140 220		ns ns ns

Table 6. Switching times

Table 7. Source drain diode

Γ	Symbol	Parameter	Test condictions	Min	Тур.	Mex	Unit
	I _{SD}	Source-drain current			.C	100	A
	$I_{SDM}^{(1)}$	Source-drain current (pulsed)		2	700	400	А
	$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 100A, V_{GS} = 0$	0		1.6	v
	t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} =100A, Tj=150°C di/dt = 100A/i.s V _{DD} =160⊽, (See Figure 17)	2	225 1.35 12		ns µC A
1 2 00solet 00solet	. Pulsed: p	th limited by safe operating area ulse duration=300µs, duty cycle .5	∞besolete f				

57

2.1 Electrical characteristics (curves)



Figure 2. Thermal impedance



 $I_D(A)$

80

20

40

60

0

5

10

15

I₀(A)

HV08530



Gate charge vs gate-source voltage Figure 8. Capacitance variations Figure 7.

Figure 9. Normalized gate threshold voltage vs temperature



Figure 10. Normalized on resistance vs temperature



Figure 11. Source-drain diode forward characteristics



5

3 Test circuit

Figure 12. Switching times test circuit for resistive load



Figure 14. Test circuit for inductive load switching and diode recovery times















Figure 17. Switching time waveform



57

4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at : www.st.com

Obsolete Product(s) - Obsolete Product(s) Obsolete Product(s) - Obsolete Product(s) Obsolete Product(s) - Obsolete Product(s)

57

MIN. TYP. MAX. MIN. TYP. M A 4.70 5.30	DIM.		mm			inch	
A1 2.20 2.60 b 1.00 1.40 b1 2.00 2.40 b2 3.00 3.40 b2 3.00 3.40 b1 19.70 20.30 c 5.35 5.55 E 15.30 15.90		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
b 1.00 1.40	А	4.70		5.30			
b1 2.00 2.40	A1	2.20		2.60			
b2 3.00 3.40 c 0.40 0.80 D 19.70 20.30 e 5.35 5.55 E 15.30 15.90	b	1.00		1.40			
c 0.40 0.80 D 19.70 20.30 e 5.35 5.55 E 15.30 15.90	b1	2.00		2.40			.C.
D 19.70 20.30 e 5.35 5.55 E 15.30 15.90	b2	3.00		3.40			0
e 5.35 5.55 E 15.30 15.90	С	0.40		0.80		- 00	
E 15.30 15.90	D	19.70		20.30			
	е	5.35		5.55			
	E	15.30		15.90	×C		
L 14.20 15.20	L	14.20		15.20	0		



5 Revision history

Table 8. Revision history

Date	Revision	Changes
15-May-2006	3	New template

Obsolete Product(s) - Obsolete Product(s) Obsolete Product(s) - Obsolete Product(s)

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsiliaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and ser rices described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and Services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property lights is granted under this document. If any part of this document refers to any third party products or services it shall not be depined a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered a license day arranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERKS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USF AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINCEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARP ALT. D. FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OF SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale cf CT products with provisions different from the statements and/or technical features set forth in this document shall immediately void any wan any granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any tracility of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

