eGaN® FET DATASHEET

EPC2065 – Enhancement Mode Power Transistor

 \overline{V}_{DS} , 80 V R_{DS(on)} , 3.6 m Ω I_D , 60 A



Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low $R_{DS(on)}$, while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR} . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

	Maximum Ratings				
	PARAMETER	VALUE	UNIT		
V	Drain-to-Source Voltage (Continuous)	80	V		
V _{DS}	Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C)	96	V		
	Continuous ($T_A = 25^{\circ}C$)	60	٨		
ID	Pulsed (25°C, $T_{PULSE} = 300 \ \mu s$)	215	A		
V _{GS}	Gate-to-Source Voltage	6	v		
	Gate-to-Source Voltage	-4			
٦	Operating Temperature	-40 to 150	°C		
T _{STG}	Storage Temperature	-40 to 150			

	Thermal Characteristics				
	PARAMETER	ТҮР	UNIT		
R _{θJC}	Thermal Resistance, Junction-to-Case	0.5			
R _{θJB}	Thermal Resistance, Junction-to-Board	1.4	°C/W		
R _{θJA}	Thermal Resistance, Junction-to-Ambient (Note 1)	53			

Note 1: R_{0JA} is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See https://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.





EPC2065

EPC2065 eGaN[®] FETs are supplied only in passivated die form with solder bars. Die Size: 3.5 mm x1.95 mm

Applications

- DC-DC Converters
- BLDC Motor Drives
- Sync Rectification for AC/DC and DC-DC
- Point of Load Converters

Benefits

- Ultra High Efficiency
- No Reverse Recovery
- Ultra Low Q₆
- Small Footprint
- High power density
- High frequency capability
- Cost effective

Static Characteristics (T _J = 25°C unless otherwise stated)						
PARAMETER		TEST CONDITIONS MIN		ТҮР	MAX	UNIT
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 V, I_{D} = 0.4 mA$	80			V
I _{DSS}	Drain-Source Leakage	$V_{GS} = 0 V, V_{DS} = 64 V$		0.001	0.35	
	Gate-to-Source Forward Leakage	$V_{GS} = 5 V$		0.002	4	mA
I _{GSS}	Gate-to-Source Reverse Leakage	$V_{GS} = 5 V, T_{J} = 125^{\circ}C$		0.03	9	
	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		0.004	0.4	
V _{GS(TH)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 7 \text{ mA}$	0.7	1.2	2.5	V
R _{DS(on)}	Drain-Source On Resistance	$V_{GS} = 5 \text{ V}, I_D = 25 \text{ A}$		2.7	3.6	mΩ
V _{SD}	Source-Drain Forward Voltage	$I_{S} = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$		1.4		V

All measurements were done with substrate connected to source.

1

	Dynamic Characteristics (T _J = 25°C unless otherwise stated)					
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
C _{ISS}	Input Capacitance			1097	1449	
C _{RSS}	Reverse Transfer Capacitance	$V_{DS} = 40 V, V_{GS} = 0 V$		8.9		
C _{OSS}	Output Capacitance			534	801	pF
C _{OSS(ER)}	Effective Output Capacitance, Energy Related (Note 2)			678		
C _{OSS(TR)}	Effective Output Capacitance, Time Related (Note 3)	$V_{DS} = 0$ to 40 V, $V_{GS} = 0$ V		842		
R _G	Gate Resistance			0.5		Ω
Q _G	Total Gate Charge	$V_{DS} = 40 \text{ V}, V_{GS} = 5 \text{ V}, I_D = 25 \text{ A}$		9.4	12.2	
Q _{GS}	Gate-to-Source Charge	$V_{DS} = 40 \text{ V}, I_D = 25 \text{ A}$		2.6		
Q _{GD}	Gate-to-Drain Charge			1.7		
Q _{G(TH)}	Gate Charge at Threshold			2.0		nC
Q _{OSS}	Output Charge	$V_{DS} = 40 V, V_{GS} = 0 V$	33	50		
Q _{RR}	Source-Drain Recovery Charge	0		0		

All measurements were done with substrate connected to source. Note 2: $C_{OSS(ER)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}. Note 3: $C_{OSS(TR)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BV_{DSS}.

















All measurements were done with substrate shortened to source.

Figure 9: Normalized Threshold Voltage vs. Temperature



Figure 10: Transient Thermal Response Curves



Figure 11: Safe Operating Area



EPC2065

TAPE AND REEL CONFIGURATION



DIE OUTLINE Solder Bump View



Micrometers DIM MIN MAX Nominal 3470 3500 3530 A B 1920 1950 1980 C 1625 d 1800 775 е f 250 500 g 1025 h

Pad 1 is Gate; Pads 2,4,6,8 are Source; Pads 3, 5, 7 are Drain;

 120 ± 12



Seating plane

RECOMMENDED LAND PATTERN (units in µm)

Land pattern is solder mask defined
Solder mask opening is 180 µm
It is recommended to have on-Cu trace PCB vias

Pad 1 is Gate; Pads 2 ,4, 6, 8 are Source; Pads 3, 5, 7 are Drain;

	DIM	Nominal
	A	3500
	В	1950
n;	۲1	1605
	d1	1780
	e1	755
	f	230
	g	500
	h	1025

RECOMMENDED STENCIL DRAWING

(units in µm)



DIM	Nominal
Α	3500
В	1950
c1	1605
d1	1780
e1	755
f1	230
f2	210
g	500
h	1025
g	500

Recommended stencil should be 4 mil (100 µm) thick, must be laser cut, openings per drawing.

Intended for use with SAC305 Type 3 solder, reference 88.5% metals content.

The corner has a radius of R60.

Split stencil design can be provided upon request, but EPC has tested this stencil design and not found any scooping issues.

Additional assembly resources available at https://epc-co.com/epc/DesignSupport/AssemblyBasics.aspx

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others. eGaN* is a registered trademark of Efficient Power Conversion Corporation.

EPC Patent Listing: epc-co.com/epc/AboutEPC/Patents.aspx

Information subject to change without notice. Revised June, 2021

EPC2065