



FDZ203N

N-Channel 2.5V Specified PowerTrench® BGA MOSFET

General Description

Combining Fairchild's advanced 2.5V specified PowerTrench process with state of the art BGA packaging, the FDZ203N minimizes both PCB space and $R_{DS(ON)}$. This BGA MOSFET embodies a breakthrough in packaging technology which enables the device to combine excellent thermal transfer characteristics, high current handling capability, ultralow profile packaging, low gate charge, and low $R_{DS(ON)}$.


Applications


- · Battery management
- · Load switch
- Battery protection




Features

- 7.5 A, 20 V. $R_{DS(ON)} = 18 \text{ m}\Omega$ @ $V_{GS} = 4.5$ $R_{DS(ON)} = 30 \text{ m}\Omega$ @ $V_{GS} = 2.5 \text{ V}$
- Occupies only 4 mm² of PCB area.
 Less than 40% of the area of a SSOT-6
- Ultra-thin package: less than 0.80 mm height when mounted to PCB
- Ultra-low Q_g x R_{DS(ON)} figure-of-merit.
- · High power and current handling capability.
- RoHS Compliant







Top

Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V_{DSS}	Drain-Source Voltage		20	V
V_{GSS}	Gate-Source Voltage		±12	V
I _D	Drain Current - Continuous	(Note 1a)	7.5	A
	- Pulsed		20	
P _D	Power Dissipation (Steady State)	(Note 1a)	1.6	W
T_J , T_{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C

Thermal Characteristics

R _{eJA}	Thermal Resistance, Junction-to-Ambient	(Note 1a)	67	°C/W
$R_{\theta JB}$	Thermal Resistance, Junction-to-Ball	(Note 1)	11	
R _{eJC}	Thermal Resistance, Junction-to-Case	(Note 1)	1	

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
203N	FDZ203N	7"	8mm	3000 units


Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics			•		
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	20			V
ΔBV _{DSS} ΔT _{.1}	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$, Referenced to 25°C		14		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}$			1	μА
I _{GSSF}	Gate-Body Leakage, Forward	$V_{GS} = 12 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	$V_{GS} = -12 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	0.6	0.8	1.5	V
$\Delta V_{GS(th)}$ $\Delta T_{,J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \mu A$, Referenced to 25°C		-3		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$\begin{array}{l} V_{GS} = 4.5 \; V, & I_D = 7.5 \; A \\ V_{GS} = 2.5 \; V, & I_D = 5.5 \; A \\ V_{GS} = 4.5 \; V, \; I_D = 7.5 \; A, \; T_J = 125 ^{\circ} C \end{array}$		14 20 20	18 30 28	mΩ
I _{D(on)}	On-State Drain Current	$V_{GS} = 4.5 \text{ V}, \qquad V_{DS} = 5 \text{ V}$ $V_{DS} = 10 \text{ V}, \qquad I_{D} = 7.5 \text{ A}$	20			Α
g _{FS}	Forward Transconductance	$V_{DS} = 10 \text{ V}, \qquad I_{D} = 7.5 \text{ A}$		33		S
Dvnamic	: Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = 10 \text{ V}, \qquad V_{GS} = 0 \text{ V},$		1127		pF
Coss	Output Capacitance	f = 1.0 MHz		268		pF
C _{rss}	Reverse Transfer Capacitance			134		pF
Switchin	g Characteristics (Note 2)					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 10V$, $I_{D} = 1 A$,		8	16	ns
t _r	Turn-On Rise Time	$V_{GS} = 4.5 \text{ V}, \qquad R_{GEN} = 6 \Omega$		11	20	ns
t _{d(off)}	Turn-Off Delay Time			26	42	ns
t _f	Turn-Off Fall Time			8	16	ns
Q _a	Total Gate Charge	$V_{DS} = 10 \text{ V}, \qquad I_{D} = 7.5 \text{ A},$		11	15	nC
Q _{as}	Gate-Source Charge	$V_{GS} = 4.5 \text{ V}$		2		nC
Q_{gd}	Gate-Drain Charge			3		nC
Drain-Se	ource Diode Characteristics	and Maximum Ratings				
l _s	Maximum Continuous Drain-Source				1.3	Α
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 1.3 \text{ A} \text{(Note 2)}$		0.7	1.2	V
t _{rr}	Diode Reverse Recovery Time	$I_F = 9A$,	1	20		nS
	Diode Reverse Recovery Charge	$d_{iF}/d_{t} = 100 \text{ A/}\mu\text{s}$		14		nC

Notes:

 R_{0JA} is determined with the device mounted on a 1 in² 2 oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material. The thermal resistance from the junction to the circuit board side of the solder ball, R_{0JB} , is defined for reference. For R_{0JC} , the thermal reference point for the case is defined as the top surface of the copper chip carrier. R_{0JC} and R_{0JB} are guaranteed by design while R_{0JA} is determined by the user's board design.



67 °C/W when mounted on a 1in² pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB



155 °C/W when mounted on a minimum pad of 2 oz copper

Scale 1 : 1 on letter size paper 2. 2. Pulse Test: Pulse Width < 300μ s, Duty Cycle < 2.0%

Dimensional Outline and Pad Layout SOURCE -2.00±0.10 -- A GATE -PKG Œ В INDEX Ø0.30 SLOT 1.30 Q_B 0.65 2.20 2.00 PKG Q С DRAIN 0.65 - 0.25 -1.30 -0.038±0.025-LAND PATTERN RECOMMENDATION TOP VIEW _0.80 MAX -0.20 -0.10 COPPER STUD, Ø0.32±0.03 ⊕ Ø 0.05 C A B SEATING PLANE Œ FRONT VIEW 0.65 0.55 0.65 0.65 PKG Q Ċ **GATE** BALL Q (60°) SOLDER ○ 0.10 C COPPER BALL INDEX SLOT 0.65 STUD (HIDDEN) 1.30 SIDE VIEW SOLDER BALL, NOTES: UNLESS OTHERWISE SPECIFIED Ø0.30±0.03 THIS PKG IS NOT PRESENTLY REGISTERED WITH ANY STANDARDS COMMITTEE. **⊕** Ø 0.05 A B B) ALL DIMENSIONS ARE IN MILLIMETERS. DRAWING CONFORMS TO ASME C) Y14.5M-1994. BOTTOM VIEW LAND PATTERN NAME: BGA9C65P3X3_200X200X80 TERMINAL CONFIGURATION TABLE. POSITION DESIGNATION COPPER STUD C1,C2,C3 DRAIN GATE SOLDER BALL SOURCE F) DRAWING FILENAME: MKT-BGA06Brev6

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics







Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidianries, and is not intended to be an exhaustive list of all such trademarks.

FPS™ **ACEx®** PDP-SPM™ The Power Franchise® F-PFS™ Power-SPM™ Build it Now™ puwer CorePLUS™ FRFET® PowerTrench® franchise CorePOWER™ Global Power ResourceSM Programmable Active Droop™ TinvBoost™ QFET® $CROSSVOLT^{TM}$ Green FPS™ TinyBuck™ QS™ TinyLogic[®] CTL^{TM} Green FPS™ e-Series™ GTO™ TINYOPTO™ Current Transfer Logic™ Quiet Series™ EcoSPARK[®] IntelliMAX™ RapidConfigure™ TinyPower™ ISOPLANAR™ EfficentMax™ Saving our world 1mW at a time™ TinyPWM™ EZSWITCH™ * MegaBuck™ SmartMax™ TinyWire™ µSerDes™ MICROCOUPLER™ SMART START™ MicroFET™ SPM[®] MicroPak™ STEALTH™ airchild[®] **UHC**® MillerDrive™ SuperFET™ Fairchild Semiconductor® MotionMax™ SuperSOT™-3 Ultra FRFET™ FACT Quiet Series™ Motion-SPM™ SuperSOT™-6 UniFET™ SuperSOT™-8 FACT[®] OPTOLOGIC® VCX™ $\mathsf{FAST}^{\mathbb{R}}$ OPTOPLANAR® SuperMOS™ VisualMax™ FastvCore™ SYSTEM ® FlashWriter® *

* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which,

 (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I34